Analene Montesines Nagayo
Email: nagayoa@dlsu.edu.ph
Affiliates: Dept. of Electronics and Communication Engineering De la Salle University - Manila
Papers | 1 | Cites/Paper | 1.00 | Cites/Author/Year | 0.03 |
Potential Citations | 1 | Cites/Author | 0.50 | h-index | 1 |
Year(s) | 20 | Papers/Author | 0.50 | g-index | 1 |
Cites/Year | 0.05 | Authors/Papers | 2.00 | hI,annual | 0.03 |
Article List
Open Access Subscription Access
A SYNTHESIZABLE VHDL MODEL OF A LOSSLESS DATA COMPRESSION CIRCUIT USING RUN LENGTH ENCODING ALGORITHM
Nagayo, Analene M. | Yap, Roderick
Discipline: Engineering